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Introduction
Flat-panel display is the dominating segment of the display industry with rapid development. [1] TFT-LCD technology has a wide range of applications, from consumer products such as notebook PCs and TVs, to office products such as desktop computers monitors and PDAs. [2] Liquid-crystal display (LCD) is presently the dominant FPD technology because of its portability, low power consumption and mature manufacturing practice. High resolution, high optical efficiency, high color purity, and low cost are becoming the critical factors for LCD displays, especially for portable applications. [3] Color representation in a conventional liquid crystal display (LCD) with color filter is realized by a combination of liquid crystal cells, micro color filters (CF) on each pixel, and a white backlight. Here, a pixel is consist of 3 sub-pixels in R, G and B, [4] as shown in Figure. 1(a). 70-80% of the backlight are absorbed by the CF. [5] So in conventional LCD with CF, the efficiency of the backlight is only <10%.
A color sequential LCD reproduces R,G and B colors in a pixel in a time sequence using synchronously pulsed colored LED backlights and a liquid crystal cell without micro color filters. [6] The pixel structure is shown in Figure. 1(b). This method can produce brightness display since there is no the color-filter which absorbs more than half of the backlight. The number of pixels of the color sequential display is only one third of that of a display with CF. As a result, a color sequential LCD is expected to have a higher aperture ratio (AR) than a color filter display with the same resolution, or it can realize three times higher resolution using the same technology. [7] The fast LCD, the programmable LCD backlight and the active matrix (AM) panel with fast addressing TFT and high aperture ratio are indispensable to fabricate CS-LCD. In this paper, we will work on the AM panel with fast addressing TFT and high aperture ratio.
The principle of CS-LCD
The working principle of a color-sequential LCD is by using a field sequential LED backlight. Color mixing can be achieved by controlling the on and off of the LCD when different color LED is flashing. For example, if we want to have red color, the LCD is in the off state when the red LED backlight is on and the LCD is in the on state when the green and blue LED backlight is off. By controlling the gray-level of LCD, full color display can be obtained. As a compensation for reduction of two thirds of pixels, each pixel of the color sequential LCD should be driven three times as fast as a conventional LCD, assuming the same frame rate. The principle of the driving for CS-LCD is shown in Figure 2 (b). For a QVGA display with 60Hz frame rate, one frame can have a duration of approximate 16.5ms, which contains 3 sub-frames. The time limit for each sub-frame is only 5.5ms. The minimum response time of LCD needs 2ms and the minimum LED illumination needs about 2ms. Therefore, only around 1.5ms is left for data loading, as shown in Figure 2 (b). For a color-filter LCD with the same resolution, the frame time is also around 16.5ms. The data loading, LDC response and LED illumination occurs at same time, as shown in Figure 2 (a). That means the loading time for CS-LCD is ten times of that for color filter LCD assuming the same resolution. 
Design of the pixel TFT
The color sequential LCD should be driven three times as fast as a conventional LCD at the same frame rate. The writing time is only about 1.5ms, so it requires much smaller on R than the conventional LCD. For the address TFT, it works in the linear region, the drain current (I d ) is given by
where width (W) to length (L) of the TFT can be derived with equation (9), as listed in tale . For a QVGA display with 60Hz frame rate, the writing time is 6μs for every pixel. The ratio of W/L of a-Si:H TFT requires at least 9.3. At the same time, the ratio of W/L of Poly-Si TFT requires only 0.1. That means for the 5μm process, the width of the TFT channel is 50μm for a-Si:H TFT and only 0.5 For poly-Si TFT. For higher resolution display, the writing time decreases, so the TFT with larger W/L ratio is required. Taking SXGA display for example, the limited writing time is only 1.4μs. The channel width of a-Si:H TFT requires at least 200μm based on 5μm process that is totally impossible. Compared to a-Si:H TFT, higher aperture ratio (AR) can be reached using poly-Si TFT due to the higher field effect mobility.
Here, assuming the pixel size is fixed at 200μm×200μm, the width of both scan line and data line is 12μm. The smallest space at same layer is 5μm, and the lateral smallest space for different layer is 2μm. Normally, the gate length of TFT is 5μm or 10μm in LCD display. Based on these process parameters the typical layout for a pixel, which has only one TFT, the ratio of W/L of TFT for different resolution employing a-Si:H TFT and poly-Si TFT are listed in table II. Figure 3 shows the aperture ratio (AR) as a function of the number of scan line using a-Si:H TFT and poly-Si TFT as addressing TFT based on 5μm and 10μm process respectively. For the a-Si:H TFT, the AR of pixel decreases with the increasing of scan lines. For poly-Si TFT, the AR of pixel almost maintains at 77%-78%. So the poly-Si TFT is necessary for achieving high resolution and high AR display.
Basing on the calculation on the LC holding process, assuming the capacitance of LC is about 1pF, the maximum holding time for above situation is 4ms. That means the capacitance of LC is large enough for the QVGA CS-LCD with 60Hz frame rate. So, there is no need additional storage capacitance for AM CS-LCD. 
Fabrication for Active Matrix
Basing on the above design, the panel fabrication started with the deposition of 300nm silicon oxide using plasma enhanced chemical vapor deposition (PEVCD) on Eagle 2000 glass substrate. After annealing at 590 ºC for 4 hours, the a-Si:H was fully crystallized to continuous zonal domain (CZD) polycrystalline silicon [8] . These CZD poly-Si films were patterned into active islands by wet etching with Freckle etchant. 50nm low temperature oxide (LTO) was subsequently deposited by LPCVD at 425 ºC as the gate insulator after the native oxide was removed by 1% HF. Following defining gate electrodes and the scan line, boron at a dose of 4×10 15 /cm 2 was implanted into the source and drain. A 500nm PECVD oxide as isolation layer was deposited and contact holes were opened on the gate electrode. Subsequently, 700nm aluminum-1%Si was sputtered and patterned to form the inter-connections. Contact sintering was then performed in forming gas at 420 ºC for 30mins and the dopants were activated at the same time. The pixel electrode indium thin oxide (ITO) was patterned by lift-off process. Finally the black matrix was defined to reduce the reflection of Al electrode. The panel was the ready for LCD integration. TableⅡ. The ratio of width to length of addressing TFT Figure 5 shows the representative image from the 3-inch QVGA active matrix CS-LCD.
CONCLUSION
3 inch QVGA Active Matrix for CS-LCD was designed. It was fabricated using the technology of metal induced continuous zonal domain (CZD) polycrystalline silicon thin film transistors (TFTs). The display realizes good colors and fluent video display. 
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